# DATA SHEET

# MOS INTEGRATED CIRCUIT $\mu$ PD780021A, 780022A, 780023A, 780024A

# 8-BIT SINGLE-CHIP MICROCONTROLLERS

#### DESCRIPTION

NEC

The  $\mu$ PD780021A, 780022A, 780023A, and 780024A are members of the  $\mu$ PD780024A Subseries of the 78K/0 Series. Only selected functions of the existing  $\mu$ PD78054 Subseries are provided, and the serial interface is enhanced. A flash memory version, the  $\mu$ PD78F0034A, that can operate in the same power supply voltage range as the mask ROM version, and various development tools, are available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

μPD780024A, 780034A, 780024AY, 780034AYSubseries User's Manual:U14046E (Under preparation)78K/0 Series User's Manual Instructions:U12326E

#### **FEATURES**

• Internal ROM and RAM

Item Part Number	Program Memory (Internal ROM)	Data Memory (Internal High-Speed RAM)	Package
μPD780021A	8 Kbytes	512 bytes	• 64-pin plastic shrink DIP (750 mils)
μPD780022A	16 Kbytes		• 64-pin plastic QFP (14 $\times$ 14 mm)
μPD780023A	24 Kbytes	1024 bytes	• 64-pin plastic LQFP (12 $\times$ 12 mm)
μPD780024A	32 Kbytes		

- External memory expansion space: 64 Kbytes
- Minimum instruction execution time: 0.24  $\mu$ s (@ fx = 8.38-MHz operation)
- I/O ports: 51 (N-ch open-drain 5-V withstand voltage: 4)
- 8-bit resolution A/D converter: 8 channels (AVDD = 1.8 to 5.5 V)
- Serial interface: 3 channels
- Timer: 5 channels
- Power supply voltage: VDD = 1.8 to 5.5 V

#### APPLICATIONS

Telephones, home electric appliances, pagers, AV equipment, car audios, office automation equipment, etc.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


# ORDERING INFORMATION

Part Number	Package
μPD780021ACW-×××	64-pin plastic shrink DIP (750 mils)
μPD780021AGC-×××-AB8	64-pin plastic QFP (14 $ imes$ 14 mm)
μPD780021AGK-×××-8A8	64-pin plastic LQFP (12 $ imes$ 12 mm)
$\mu$ PD780022ACW- $\times$ $\times$	64-pin plastic shrink DIP (750 mils)
μPD780022AGC-×××-AB8	64-pin plastic QFP (14 $ imes$ 14 mm)
μPD780022AGK-×××-8A8	64-pin plastic LQFP (12 $ imes$ 12 mm)
$\mu$ PD780023ACW- $\times$ $\times$	64-pin plastic shrink DIP (750 mils)
μPD780023AGC-×××-AB8	64-pin plastic QFP (14 $ imes$ 14 mm)
μPD780023AGK-×××-8A8	64-pin plastic LQFP (12 $ imes$ 12 mm)
$\mu$ PD780024ACW- $\times$ $\times$	64-pin plastic shrink DIP (750 mils)
μPD780024AGC-×××-AB8	64-pin plastic QFP (14 $ imes$ 14 mm)
μPD780024AGK-×××-8A8	64-pin plastic LQFP (12 $ imes$ 12 mm)

**Remark** ××× indicates ROM code suffix.

#### 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.



# NEC

The major functional differences between the subseries are listed below.

	Function	ROM		Tim	ner		8-bit	10-bit	8-bit			VDD MIN.	External
Subseries Name		Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A	Serial Interface	I/O	Value	Expansion
Control	μPD78075B	32K to 40K	4ch	1ch	1ch	1ch	8ch	-	2ch	3ch (UART: 1ch)	88	1.8 V	
	μPD78078	48K to 60K											
	μPD78070A	-									61	2.7 V	
	μPD780058	24K to 60K	2ch							3ch (time division UART: 1ch)	68	1.8 V	
	μPD78058F	48K to 60K								3ch (UART: 1ch)	69	2.7 V	
	μPD78054	16K to 60K										2.0 V	
	μPD780065	40K to 48K							-	4ch (UART: 1ch)	60	2.7 V	
	μPD780078	48K to 60K		2ch			-	8ch		3ch (UART: 2ch)	52	1.8 V	
	μPD780034A	8K to 32K		1ch						3ch (UART: 1ch)	51		
	µPD780024A						8ch	-					
	μPD78014H									2ch	53		
	μPD78018F	8K to 60K											
	μPD78083	8K to 16K		-	-					1ch (UART: 1ch)	33		-
Inverter control	μPD780988	16K to 60K	3ch	Note	-	1ch	-	8ch	-	3ch (UART: 2ch)	47	4.0 V	V
FIP	µPD780208	32K to 60K	2ch	1ch	1ch	1ch	8ch	_	-	2ch	74	2.7 V	-
drive	μPD780228	48K to 60K	3ch	-	-					1ch	72	4.5 V	
	μPD780232	16K to 24K					4ch			2ch	40		
	μPD78044H	32K to 48K	2ch	1ch	1ch		8ch			1ch	68	2.7 V	
	μPD78044F	16K to 40K								2ch			
LCD	μPD780308	48K to 60K	2ch	1ch	1ch	1ch	8ch	-	-	3ch (time division UART: 1ch)	57	2.0 V	-
drive	μPD78064B	32K								2ch (UART: 1ch)			
	μPD78064	16K to 32K											
Call ID supported	μPD780841	24K to 32K	2ch	-	1ch	1ch	2ch	-	_	2ch (UART: 1ch)	61	2.7 V	-
Bus interface	μPD780948	60K	2ch	2ch	1ch	1ch	8ch	_	2ch	3ch (UART: 1ch)	79	4.0 V	
supported	μPD78098B	40K to 60K		1ch					-		69	2.7 V	-
Meter	μPD780958	48K to 60K	4ch	2ch	-	1ch	_	-	-	2ch (UART: 1ch)	69	2.2 V	-
control	μPD780973	24K to 32K	3ch	1ch	1ch		5ch				56	4.5 V	
	μPD780955	40K	6ch	1	_		1ch			2ch (UART: 2ch)	50	2.2 V	

Note 16-bit timer: 2 channels 10-bit timer: 1 channel

# OVERVIEW OF FUNCTIONS

Item	Part Number	μPD780021A	μPD780022A	μPD780023A	μPD780024A			
Internal	ROM	8 Kbytes	16 Kbytes	24 Kbytes	32 Kbytes			
memory	High-speed RAM	512 bytes	1	1024 bytes				
Memory spa	ce	64 Kbytes	64 Kbytes					
General-purp	oose registers	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)						
Minimum ins	truction execution	On-chip minimum ins	truction execution tim	e cycle variable functio	n			
time	When main system clock selected	0.24 μs/0.48 μs/0.95	μs/1.91 μs/3.81 μs (@	8.38-MHz operation)				
	When subsystem clock selected	122 μs (@ 32.768-k⊦	Iz operation)					
Instruction se	ət		ts $\times$ 8 bits,16 bits ÷ 8 et, reset, test, Boolean					
I/O ports		Total:		51				
		CMOS input: 8     CMOS I/O: 39     N-ch open-drain I/O (5-V withstand voltage): 4						
A/D converte	Pr	<ul> <li>8-bit resolution x 8 channels</li> <li>Low-voltage operation available: AVDD = 1.8 to 5.5 V</li> </ul>						
Serial interfa	ce	• 3-wire serial I/O mode: 2 channels     • UART mode: 1 channel						
Timer		<ul> <li>16-bit timer/event counter: 1 channel</li> <li>8-bit timer/event counter: 2 channels</li> <li>Watch timer: 1 channel</li> <li>Watchdog timer: 1 channel</li> </ul>						
Timer output		3 (8-bit PWM output capable: 2)						
Clock output		<ul> <li>65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.10 MHz, 4.19 MHz, 8.38 MHz (@ 8.38-MHz operation with main system clock )</li> <li>32.768 kHz (@ 32.768-kHz operation with subsystem clock)</li> </ul>						
Buzzer outpu	ut	1.02 kHz, 2.05 kHz, 4	4.10 kHz, 8.19 kHz (@	8.38-MHz operation w	vith main system clock			
Vectored	Maskable	Internal: 13, external: 5						
interrupt	Non-maskable	Internal: 1						
sources	Software	1						
Power supply voltage		V <sub>DD</sub> = 1.8 to 5.5 V						
Operating an	nbient temperature	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$						
Package		<ul> <li>64-pin plastic Shrink DIP (750 mils)</li> <li>64-pin plastic QFP (14 × 14 mm)</li> <li>64-pin plastic LQFP (12 × 12 mm)</li> </ul>						

# CONTENTS

1.	PIN CONFIGURATION (Top View)7	
2.	BLOCK DIAGRAM	1
3.	PIN FUNCTIONS       11         3.1       Port Pins       11         3.2       Non-Port Pins       12         3.3       Pin I/O Circuits and Recommended Connection of Unused Pins       14	2
4.	MEMORY SPACE	i
5.	PERIPHERAL HARDWARE FUNCTION FEATURES       17         5.1       Ports       17         5.2       Clock Generator       18         5.3       Timer/Counter       19         5.4       Clock Output/Buzzer Output Control Circuit       23         5.5       A/D Converter       24         5.6       Serial Interface       25	; ; ;
6.	INTERRUPT FUNCTIONS	,
7.	EXTERNAL DEVICE EXPANSION FUNCTION	1
8.	STANDBY FUNCTION	1
9.	RESET FUNCTION	1
10.	MASK OPTION	1
11.	INSTRUCTION SET	
12.	ELECTRICAL SPECIFICATIONS	
13.	PACKAGE DRAWINGS	i
14.	RECOMMENDED SOLDERING CONDITIONS	i
AP	PENDIX A. DEVELOPMENT TOOLS	;
AP	PENDIX B. RELATED DOCUMENTS61	

#### 1. PIN CONFIGURATION (Top View)


#### 64-pin plastic shrink DIP (750 mils) μPD780021ACW-xxx, 780022ACW-xxx, 780023ACW-xxx, 780024ACW-xxx

P40/AD0 ⊖ <del>-</del> ►	1	64 <del>→ →</del> ⊖ P67/ASTB
P41/AD1 🖂 🗕	2	63 P66/WAIT
P42/AD2 🖂 🗕	3	62 🗕 🗕 P65/WR
P43/AD3 🖂 🗕 🛏	4	61 P64/RD
P44/AD4 🔾 🗕 🛏	5	60 <del>→ </del> P75/BUZ
P45/AD5 🖂 🗕 🛏	6	59 🛶 🕞 P74/PCL
P46/AD6 🖂 🗕	7	58 🛶 🗕 P73/TI51/TO51
P47/AD7 🖂 🗕	8	57 🛶 🔶 P72/TI50/TO50
P50/A8 🖂 🗕	9	56 🛶 🕞 P71/Tl01
P51/A9 🔾 🗕 🛏	10	55 🛶 🕞 P70/TI00/TO0
P52/A10 ⊖ <del>∢ →</del>	11	54 P03/INTP3/ADTRG
P53/A11 O	12	53 🖛 O P02/INTP2
P54/A12 O	13	52 🛶 🗝 P01/INTP1
P55/A13 🔾 🗕 🛏	14	51 🗕 🗕 51 🚽 51
P56/A14 O <del></del>	15	50 Vss1
P57/A15 O <del></del>	16	49 🗕 🔿 X1
Vsso O	17	48 —— X2
VDD0 O	18	47 🗕 🖳 IC
P30 O <del></del>	19	46 🗕 🔿 XT1
P31 O <del></del>	20	45 —— XT2
P32 🔾 🗕 🛏	21	44 RESET
P33 O <del></del>	22	43 —— AVdd
P34/SI31 ⊖ <del></del>	23	42 - O AVREF
P35/SO31 🔾 🗕 🛏	24	41 🗕 🔿 P10/ANI0
P36/SCK31 ⊖	25	40 - 0 P11/ANI1
P20/SI30 ⊖ <del></del>	26	39 🗕 🔿 P12/ANI2
P21/SO30 ⊖ <del>∢ →</del>	27	38 🗕 🔿 P13/ANI3
P22/SCK30 O-	28	37 🗕 🔿 P14/ANI4
P23/RxD0 ⊖ <del></del>	29	36 🗕 O P15/ANI5
P24/TxD0 ⊖ <del></del>	30	35 🗕 🔿 P16/ANI6
P25/ASCK0 O-	31	34 🗕 🔿 P17/ANI7
VDD1 O	32	33 AVss

# Cautions 1. Connect the IC (Internally Connected) pin directly to Vss0 or Vss1. 2. Connect the AVss pin to Vss0.

**Remark** When the μPD780021A, 780022A, 780023A, and 780024A are used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to VDD0 and VDD1 individually and connecting Vss0 and Vss1 to different ground lines, is recommended.

- 64-pin plastic QFP (14 × 14 mm) μPD780021AGC-×××-AB8, 780022AGC-×××-AB8, 780023AGC-×××-AB8, 780024AGC-×××-AB8
- 64-pin plastic LQFP (12 × 12 mm) μPD780021AGK-xxx-8A8, 780022AGK-xxx-8A8, 780023AGK-xxx-8A8, 780024AGK-xxx-8A8




#### Cautions 1. Connect the IC (Internally Connected) pin directly to Vsso or Vsso. 2. Connect the AVss pin to Vsso.

**Remark** When the μPD780021A, 780022A, 780023A, and 780024A are used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to V<sub>DD0</sub> and V<sub>DD1</sub> individually and connecting V<sub>SS0</sub> and V<sub>SS1</sub> to different ground lines, is recommended.

A8 to A15:	Address Bus
AD0 to AD7:	Address/Data Bus
ADTRG:	AD Trigger Input
ANI0 to ANI7:	Analog Input
ASCK0:	Asynchronous Serial Clock
ASTB:	Address Strobe
AVdd:	Analog Power Supply
AVREF:	Analog Reference Voltage
AVss:	Analog Ground
BUZ:	Buzzer Clock
IC:	Internally Connected
INTP0 to INTP3:	External Interrupt Input
P00 to P03:	Port 0
P10 to P17:	Port 1
P20 to P25:	Port 2
P30 to P36:	Port 3
P40 to P47:	Port 4
P50 to P57:	Port 5

P64 to P67:	Port 6
P70 to P75:	Port 7
PCL:	Programmable Clock
RD:	Read Strobe
RESET:	Reset
RxD0:	Receive Data
SCK30, SCK31:	Serial Clock
SI30, SI31:	Serial Input
SO30, SO31:	Serial Output
TI00, TI01, TI50, TI51:	Timer Input
TO0, TO50, TO51:	Timer Output
TxD0:	Transmit Data
Vdd0, Vdd1:	Power Supply
Vsso, Vss1:	Ground
WAIT:	Wait
WR:	Write Strobe
X1, X2:	Crystal (Main System Clock)
XT1, XT2:	Crystal (Subsystem Clock)

#### 2. BLOCK DIAGRAM



Remark The internal ROM and RAM capacities differ depending on the product.

# 3. PIN FUNCTIONS

# 3.1 Port Pins (1/2)

Pin Name	I/O		Function	After Reset	Alternate Function
P00 to P02	1/0	Port 0		Input	INTP0 to
	., 0	4-bit input/output port		pat	INTP2
P03	-	Input/output can be specified in 1	-bit units.		INTP3/ADTRG
			e connected by means of software.		
P10 to P17	Input	Port 1	· · · · · · · · · · · · · · · · · · ·	Input	ANI0 to ANI7
	·	8-bit input only port			
P20	I/O	Port 2		Input	SI30
P21	]	6-bit input/output port			SO30
P22		Input/output can be specified in 1	-bit units.		SCK30
P23	1	An on-chip pull-up resistor can be	e connected by means of software.		RxD0
P24	]				TxD0
P25					ASCK0
P30	I/O	Port 3	N-ch open-drain input/output port	Input	_
P31	]	7-bit input/output port	An on-chip pull-up resistor can be		
P32	]	Input/output can be specified in	specified by the mask option.		
P33	1	1-bit units.	LEDs can be driven directly.		
P34	]		An on-chip pull-up resistor can be		SI31
P35	]		connected by means of software.		SO31
P36	]				SCK31
P40 to P47	I/O	Port 4 8-bit input/output port Input/output can be specified in 1 An on-chip pull-up resistor can be Interrupt request flag (KRIF) is se	e connected by means of software.	Input	AD0 to AD7
P50 to P57	I/O	Port 5 8-bit input/output port LEDs can be driven directly. Input/output can be specified in 1 An on-chip pull-up resistor can be	-bit units. e connected by means of software.	Input	A8 to A15
P64	I/O	Port 6		Input	RD
P65		4-bit input/output port			WR
P66		Input/output can be specified in 1	-bit units.		WAIT
P67		An on-chip pull-up resistor can be	e connected by means of software.		ASTB

#### 3.1 Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7	Input	TI00/TO0
P71		6-bit input/output port		TI01
P72		Input/output can be specified in 1-bit units.		TI50/TO50
P73		An on-chip pull-up resistor can be connected by means of software.		TI51/TO51
P74				PCL
P75				BUZ

#### 3.2 Non-Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0 to INTP2	Input	External interrupt request input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified	Input	P00 to P02
INTP3				P03/ADTRG
SI30	Input	Serial interface serial data input	Input	P20
SI31				P34
SO30	Output	Serial interface serial data output	Input	P21
SO31				P35
SCK30	I/O	Serial interface serial clock input/output	Input	P22
SCK31				P36
RxD0	Input	Serial data input for asynchronous serial interface	Input	P23
TxD0	Output	Serial data output for asynchronous serial interface	Input	P24
ASCK0	Input	Serial clock input for asynchronous serial interface	Input	P25
TI00	Input	External count clock input to 16-bit timer (TM0)	Input	P70/TO0
		Capture trigger input to capture register (CR01) of 16-bit timer (TM0)		
TI01		Capture trigger input to capture register (CR00) of 16-bit timer (TM0)		P71
TI50		External count clock input to 8-bit timer (TM50)	_	P72/TO50
TI51		External count clock input to 8-bit timer (TM51)		P73/TO51
TO0	Output	16-bit timer (TM0) output	Input	P70/TI00
TO50		8-bit timer (TM50) output (also used for 8-bit PWM output)	Input	P72/TI50
TO51		8-bit timer (TM51) output (also used for 8-bit PWM output)		P73/TI51
PCL	Output	Clock output (for trimming of main system clock and subsystem clock)	Input	P74
BUZ	Output	Buzzer output	Input	P75
AD0 to AD7	I/O	Lower address/data bus for expanding memory externally	Input	P40 to P47
A8 to A15	Output	Higher address bus for expanding memory externally	Input	P50 to P57
RD	Output	Strobe signal output for reading from external memory	Input	P64
WR	]	Strobe signal output for writing to external memory		P65
WAIT	Input	Wait insertion at external memory access	Input	P66
ASTB	Output	Strobe output that externally latches address information output to ports 4 and 5 to access external memory	Input	P67

# 3.2 Non-Port Pins (2/2)

Pin Name	I/O	Function	After	Alternate
			Reset	Function
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ADTRG	Input	A/D converter trigger signal input	Input	P03/INTP3
AVREF	Input	A/D converter reference voltage input	—	—
AVdd		A/D converter analog power supply. Set potential to that of $V_{\text{DD0}}$ or $V_{\text{DD1}}$	—	—
AVss		A/D converter ground potential. Set potential to that of $V_{\text{SS0}}$ or $V_{\text{SS1}}$	—	—
RESET	Input	System reset input	—	—
X1	Input	Connecting crystal resonator for main system clock oscillation	—	_
X2			—	—
XT1	Input	Connecting crystal resonator for subsystem clock oscillation	—	—
XT2	_		—	_
Vddo	_	Positive power supply for ports	—	_
Vsso	_	Ground potential of ports	—	_
Vdd1	_	Positive power supply (except ports)	_	
Vss1	_	Ground potential (except ports)	_	_
IC	_	Internally connected. Connect directly to Vsso or Vss1	_	_

#### 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins
P00/INTP0 to P02/INTP2	8-C	Input	Independently connect to Vsso via a resistor.
P03/INTP3/ADTRG			
P10/ANI0 to P17/ANI7	25	Input	Independently connect to VDD0 or VSS0 via a resistor.
P20/SI30	8-C	I/O	
P21/SO30	5-H		
P22/SCK30	8-C		
P23/RxD0			
P24/TxD0	5-H		
P25/ASCK0	8-C		
P30, P31	13-Q	I/O	Independently connect to VDD0 via a resistor.
P32, P33	13-S		
P34/SI31	8-C		Independently connect to VDD0 or VSS0 via a resistor.
P35/SO31	5-H		
P36/SCK31	8-C		
P40/AD0 to P47/AD7	5-H	I/O	Independently connect to VDD0 via a resistor.
P50/A8 to P57/A15		I/O	Independently connect to VDD0 or VSS0 via a resistor.
P64/RD		I/O	
P65/WR			
P66/WAIT			
P67/ASTB			
P70/TI00/TO0	8-C		
P71/TI01			
P72/TI50/TO50			
P73/TI51/TO51			
P74/PCL	5-H		
P75/BUZ			
RESET	2	Input	_
XT1	16		Connect to VDD0.
XT2		_	Leave open.
AVdd			Connect to VDD0.
AVref			Connect to Vsso.
AVss	]		
IC			Internally connected. Connect directly to Vsso or Vss1.

#### Table 3-1. Types of Pin Input/Output Circuits




Figure 3-1. Pin Input/Output Circuits

#### 4. MEMORY SPACE

Figure 4-1 shows the memory map of the  $\mu$ PD780021A, 780022A, 780023A, and 780024A.




Figure 4-1. Memory Map

**Note** The internal ROM and internal high-speed RAM capacities differ depending on the products (see the following table).

Part Number	Last Address of Internal ROM	Start Address of Internal High-Speed RAM
	nnnnH	mmmmH
μPD780021A	1FFFH	FD00H
μPD780022A	3FFFH	
μPD780023A	5FFFH	FB00H
μPD780024A	7FFFH	

### 5. PERIPHERAL HARDWARE FUNCTION FEATURES

#### 5.1 Ports

The following 3 types of I/O ports are available.

- CMOS input (Port 1):
   8
- CMOS input/output (Ports 0, 2, 4 to 7, P34 to P36): 39
- N-channel open-drain input/output (P30 to P33): 4

Total:

#### Table 5-1. Port Functions

51


Name	Pin Name	Function
Port 0	P00 to P03	Input/output port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 1	P10 to P17	Dedicated input port pins.
Port 2	P20 to P25	Input/output port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 3	P30 to P33	N-channel open-drain input/output port pins. Input/output can be specified in 1-bit units. A pull-up resistor can be specified by mask option. LEDs can be driven directly.
	P34 to P36	Input/output port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 4	P40 to P47	Input/output port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software. Interrupt request flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software. LEDs can be driven directly.
Port 6	P64 to P67	Input/output port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 7	P70 to P75	Input/output port pins. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.


#### 5.2 Clock Generator

A system clock generator is incorporated.

The minimum instruction execution time can be changed.

- 0.24 μs/0.48 μs/0.95 μs/1.91 μs/3.81 μs (@ 8.38-MHz operation with main system clock)
- 122  $\mu$ s (@ 32.768-kHz operation with subsystem clock)





#### 5.3 Timer/Counter

Five timer/counter channels are incorporated.

- 16-bit timer/event counter: 1 channel
- 8-bit timer/event counter: 2 channels
- Watch timer: 1 channel
- Watchdog timer: 1 channel

#### Table 5-2. Operations of Timer/Event Counter

		16-Bit Timer/ Event Counter TM0	8-Bit Timer/ Event Counters TM50, TM51	Watch Timer	Watchdog Timer
Op	eration mode				
	Interval timer	1 channel	2 channels	1 channel <sup>Note 1</sup>	1 channel <sup>Note 2</sup>
	External event counter	1 channel	2 channels	_	_
Fur	nction				
	Timer output	1 output	2 outputs		_
	PPG output	1 output	_	_	_
	PWM output	_	2 outputs	_	_
	Pulse width measurement	2 inputs	_	_	_
	Square wave output	1 output	2 outputs	_	_
	One-shot pulse output	1 output	_	_	_
	Interrupt source	2	2	2	1

Notes 1. The watch timer can perform both watch timer and interval timer functions at the same time.

2. The watchdog timer has the watchdog timer and interval timer functions. However, use the watchdog timer by selecting either the watchdog timer function or the interval timer function.




Figure 5-2. Block Diagram of 16-Bit Timer/Event Counter TM0





Figure 5-3. Block Diagram of 8-Bit Timer/Event Counter TM50

Figure 5-4. Block Diagram of 8-Bit Timer/Event Counter TM51







Figure 5-5. Watch Timer Block Diagram

Figure 5-6. Watchdog Timer Block Diagram



#### 5.4 Clock Output/Buzzer Output Control Circuit


A clock output/buzzer output control circuit (CKU) is incorporated. Clocks with the following frequencies can be output as clock output.

- 65.5 kHz/131 kHz/262 kHz/524 kHz/1.05 MHz/2.10 MHz/4.19 MHz/8.38 MHz (@ 8.38-MHz operation with main system clock)
- 32.768 kHz (@ 32.768-kHz operation with subsystem clock)

Clocks with the following frequencies can be output as buzzer output.

• 1.02 kHz/2.05 kHz/4.10 kHz/8.19 kHz (@ 8.38-MHz operation with main system clock)







#### 5.5 A/D Converter

An A/D converter consisting of eight 8-bit resolution channels is incorporated. The following two A/D conversion operation start-up methods are available.

- · Hardware start
- Software start





#### 5.6 Serial Interface

Three serial interface channels are incorporated.

- Serial interface UART0: 1 channel
- Serial interface SIO3n (n = 0, 1): 2 channels

#### (1) Serial interface UART0

The serial interface UART0 has two modes: asynchronous serial interface (UART) mode and infrared data transfer mode.


#### • Asynchronous serial interface (UART) mode

This mode enables full-duplex operation wherein one byte of data starting from the start bit is transmitted and received.

The on-chip UART-dedicated baud-rate generator enables communication using a wide range of selectable baud rates. In addition, a baud rate can be also defined by dividing the clock input to the ASCK0 pin. The UART-dedicated baud-rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).

#### • Infrared data transfer mode

This mode enables pulse output and pulse reception in data format. This mode can be used for office equipment applications such as personal computers.





#### (2) Serial interface SIO3n (n = 0, 1)

The serial interface SIO3n has one mode: 3-wire serial I/O mode.

#### • 3-wire serial I/O mode (fixed as MSB first)

This is an 8-bit data transfer mode using three lines: a serial clock line (SCK3n), serial output line (SO3n), and serial input line (SI3n).

Since simultaneous transmit and receive operations are enabled in the 3-wire serial I/O mode, the processing time for data transfer is reduced.

The first bit in 8-bit data in the serial transfer is fixed as MSB.

The 3-wire serial I/O mode is useful for connection to a peripheral I/O device, a display controller, etc., which include a clocked serial interface.




Figure 5-10. Block Diagram of Serial Interface SIO3n

**Remark** n = 0, 1

#### 6. INTERRUPT FUNCTIONS

1

A total of 20 interrupt sources are provided, divided into the following three types.

- Non-maskable: 1
- Maskable: 18
- Software:

#### Table 6-1. Interrupt Source List


Interrupt	Default		Interrupt Source	Internal/	Vector Table	Basic
Туре	Priority <sup>Note 1</sup>	Name	Trigger	External	Address	Configuration Type <sup>Note 2</sup>
Non- maskable	_	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTSER0	Generation of serial interface UART0 reception error	Internal	000EH	(B)
	6	INTSR0	End of serial interface UART0 reception		0010H	
	7	INTST0	End of serial interface UART0 transmission		0012H	
	8	INTCSI30	End of serial interface SIO3 (SIO30) transfer		0014H	
	9	INTCSI31	End of serial interface SIO3 (SIO31) transfer		0016H	
	10	INTWTI	Reference time interval signal from watch timer		001AH	
	11	INTTM00	Generation of matching signal of 16-bit timer/counter 0 and capture/compare register 00 (CR00) (when CR00 is specified as compare register)		001CH	
	12	INTTM01	Generation of matching signal of 16-bit timer/counter 0 and capture/compare register 01 (CR01) (when CR01 is specified as compare register)		001EH	
	13	INTTM50	Generation of matching signal of 8-bit timer/event counter 50		0020H	
	14	INTTM51	Generation of matching signal of 8-bit timer/event counter 51		0022H	
	15	INTAD0	End of conversion by A/D converter		0024H	
	16	INTWT	Watch timer overflow		0026H	
	17	INTKR	Detection of port 4 falling edge	External	0028H	(D)
Software	_	BRK	Execution of BRK instruction	_	003EH	(E)

**Notes 1.** Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 17 is the lowest order.


2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Basic Configuration of Interrupt Function (1/2)


(A) Internal non-maskable interrupt



#### (B) Internal maskable interrupt




#### (C) External maskable interrupt (INTP0 to INTP3)




#### Figure 6-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (INTKR)



(E) Software interrupt



- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP: In-service priority flag
- MK: Interrupt mask flag
- PR: Priority specification flag

#### 7. EXTERNAL DEVICE EXPANSION FUNCTION

The external device expansion function is for connecting external devices to areas other than the internal ROM, RAM, and SFR. Ports 4 to 6 are used for external device connection.

#### 8. STANDBY FUNCTION

The following two standby modes are available for further reduction of system current consumption.

- HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode: In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, and only the subsystem clock is used, resulting in extremely small power consumption. This can be used only when the main system clock is operating (the subsystem clock oscillation cannot be stopped).




Figure 8-1. Standby Function

#### 9. RESET FUNCTION

The following two reset methods are available.

- External reset by RESET signal input •
- Internal reset by watchdog timer runaway time detection

#### **10. MASK OPTION**

Table 10.1	Pin Mask O	ption Selection
------------	------------	-----------------

Pins	Mask Option
P30 to P33	An on-chip pull-up resistor can be specified in 1-bit units.

The mask option can be used to specify the connection of an on-chip pull-up resistor to P30 to P33, in 1-bit units.

# **11. INSTRUCTION SET**

#### (1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand 1st Operand	#byte	A	r <sup>Note</sup>	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]	\$addr16	1	None
A r	ADD ADDC SUB SUBC AND OR XOR CMP MOV	MOV	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR CMP	MOV XCH ADD SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	INC
		ADD ADDC SUB SUBC AND OR XOR CMP											DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
X													MULU
С													DIVUW

**Note** Except r = A

#### (2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand 1st Operand	#word	AX	rp <sup>Note</sup>	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE or HL

#### (3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd Operand 1st Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
СҮ	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

#### (4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd Operand 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

#### (5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

#### **12. ELECTRICAL SPECIFICATIONS**

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbol		Test Conditior	Ratings	Unit	
Supply voltage	Vdd				-0.3 to +6.5	V
	AVdd				-0.3 to $V_{DD}$ + 0.3 <sup>Note</sup>	V
	AVREF				-0.3 to VDD + $0.3^{Note}$	V
	AVss				-0.3 to +0.3	V
Input voltage	VI1		10 to P17, P20 to P2 4 to P67, P70 to P75	5, P34 to P36, P40 to P47, 5, X1, X2, XT1, XT2,	$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
	VI2	P30 to P33	N-ch open-drain	Without pull-up resistor	-0.3 to + 6.5	V
				With pull-up resistor	-0.3 to VDD + $0.3^{Note}$	V
Output voltage	Vo				-0.3 to VDD + $0.3^{Note}$	V
Analog input voltage	Van	P10 to P17		Analog input pin	$AV_{SS} - 0.3 \text{ to } AV_{\text{REF0}} + 0.3^{\text{Note}}$ and -0.3 to $V_{\text{DD}}$ + $0.3^{\text{Note}}$	V
Output current,	Іон	Per pin			-10	mA
high		Total for P00 to	P03, P40 to P47, P50	-15	mA	
		Total for P20	to P25, P30 to P3	-15	mA	
Output current, low	lol	•	00 to P03, P20 to I P47, P64 to P67, P		20	mA
		Per pin for P	30 to P33, P50 to I	30	mA	
		Total for P00	to P03, P40 to P4	50	mA	
		P64 to P67, F	P70 to P75			
		Total for P20	to P25	20	mA	
		Total for P30	to P36	100	mA	
		Total for P50 to P57			100	mA
Operating ambient temperature	TA				-40 to +85	°C
Storage temperature	Tstg				-65 to +150	°C

Note 6.5 V or below

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

#### Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Test Conditions			TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz Unmeasured pins returned to 0 V.				15	pF
I/O capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0 V.	P00 to P03, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75			15	pF
			P30 to P33			20	pF

**Remark** Unless otherwise specified, the characteristic of alternate-function pins are the same as those of port pins.

Main System Clock Oscillator Characteristics ( $T_A = -40$  to 85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic		Oscillation	VDD = 4.0 to 5.5 V	1.0		8.38	MHz
resonator	X1 X2 IC	frequency (fx) <sup>Note 1</sup>		1.0		5.0	
	┝╌╢╟╌┿	Oscillation	After VDD reaches			4	ms
		stabilization time <sup>Note 2</sup>	oscillation voltage range				
	777		MIN.				
Crystal	X1 X2 IC	Oscillation	VDD = 4.0 to 5.5 V	1.0		8.38	MHz
resonator		frequency (fx) <sup>Note 1</sup>		1.0		5.0	
		Oscillation	VDD = 4.0 to 5.5 V			10	ms
		stabilization time <sup>Note 2</sup>				30	
External		X1 input	VDD = 4.0 to 5.5 V	1.0		8.38	MHz
clock	X1 X2	frequency (fx) <sup>Note 1</sup>		1.0		5.0	
		X1 input	VDD = 4.0 to 5.5 V	50		500	ns
		high-/low-level width		85		500	
		(thl, thl)					

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

**2.** Time required to stabilize oscillation after reset or STOP mode release.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss1.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main system clock is stopped and the system is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
	=C4 =C3	Oscillation	VDD = 4.0 to 5.5 V		1.2	2	S
	······································	stabilization time <sup>Note 2</sup>				10	
External clock	XT2 XT1	XT1 input frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32		38.5	kHz
		XT1 input high-/low-level width (txTH , txTL)		5		15	μs

#### Subsystem Clock Oscillator Characteristics ( $T_A = -40$ to $+85^{\circ}C$ , $V_{DD} = 1.8$ to 5.5 V)

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 2. Time required to stabilize oscillation after Vbb reaches oscillation voltage range MIN.

- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss1.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

#### **Recommended Oscillator Constant**

#### Main system clock: Ceramic resonator (T<sub>A</sub> = -40 to $+85^{\circ}$ C)

Manufacturer	Part Number	Frequency	Recommended Circuit Constant		Oscillation Voltage Range		
		(MHz)	C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Murata Mfg.	CSB1000J	1.00	100	100	1.8	5.5	
Co., Ltd.	CSA2.00MG040	2.00	100	100	1.8	5.5	
	CST2.00MG040	2.00	On-chip	On-chip	1.8	5.5	
	CSA3.58MG	3.58	30	30	1.8	5.5	
	CST3.58MGW	3.58	On-chip	On-chip	1.8	5.5	
	CSA4.19MG	4.19	30	30	1.8	5.5	
	CST4.19MGW	4.19	On-chip	On-chip	1.8	5.5	
	CSA5.00MG	5.00	30	30	1.8	5.5	
	CST5.00MGW	5.00	On-chip	On-chip	1.8	5.5	
	CSA8.00MTZ	8.00	30	30	4.0	5.5	
	CST8.00MTW	8.00	On-chip	On-chip	4.0	5.5	
	CSA8.00MTZ093	8.00	30	30	4.0	5.5	
	CST8.00MTW093	8.00	On-chip	On-chip	4.0	5.5	
	CSA8.38MTZ	8.38	30	30	4.0	5.5	
	CST8.38MTW	8.38	On-chip	On-chip	4.0	5.5	
	CSA8.38MTZ093	8.38	30	30	4.0	5.5	
	CST8.38MTW093	8.38	On-chip	On-chip	4.0	5.5	
TDK	CCR3.58MC3	3.58	On-chip	On-chip	1.8	5.5	
	CCR4.19MC3	4.19	On-chip	On-chip	1.8	5.5	
	CCR5.0MC3	5.00	On-chip	On-chip	1.8	5.5	
	CCR8.0MC5	8.00	On-chip	On-chip	4.0	5.5	
	CCR8.38MC5	8.38	On-chip	On-chip	4.0	5.5	

Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

# DC Characteristics (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditio	ns	MIN.	TYP.	MAX.	Unit
Output current,	Іон	Per pin				-1	mA
high		All pins				-15	mA
Output current,	lol	Per pin for P00 to P03, P20 to P	25, P34 to P36,			10	mA
low		P40 to P47, P64 to P67, P70 to	P75				
		Per pin for P30 to P33, P50 to P	57			15	mA
		Total for P00 to P03, P40 to P47,			20	mA	
		Total for P20 to P25			10	mA	
		Total for P30 to P36			70	mA	
		Total for P50 to P57			70	mA	
Input voltage,	VIH1	P10 to P17, P21, P24, P35,	VDD = 2.7 to 5.5 V	0.7Vdd		Vdd	V
high		P40 to P47, P50 to P57,		0.01/			
		P64 to P67, P74, P75		0.8Vdd		Vdd	V
	VIH2	P00 to P03, P20, P22, P23, P25,	VDD = 2.7 to 5.5 V	0.8Vdd		Vdd	V
		P34, P36, P70 to P73, RESET		0.85Vdd		Vdd	V
	Vінз	P30 to P33	VDD = 2.7 to 5.5 V	0.7VDD		5.5	V
VIH4 VIH5	(N-ch open-drain)		0.8Vdd		5.5	V	
	VIH4	X1, X2	VDD = 2.7 to 5.5 V	Vdd - 0.5		Vdd	V
				Vdd - 0.2		VDD	V
	Vih5	XT1, XT2	V <sub>DD</sub> = 4.0 to 5.5 V	0.8Vdd		VDD	V
				0.9Vdd		Vdd	V
Input voltage,	VIL1	P10 to P17, P21, P24, P35,	VDD = 2.7 to 5.5 V	0		0.3Vdd	V
low		P40 to P47, P50 to P57,		0		0.01/	
		P64 to P67, P74, P75				0.2Vdd	V
	VIL2	P00 to P03, P20, P22, P23, P25,	VDD = 2.7 to 5.5 V	0		0.2VDD	V
		P34, P36, P70 to P73, RESET		0		0.15Vdd	V
	Vils	P30 to P33	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0		0.3Vdd	V
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	0		0.2VDD	V
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	0		0.1Vdd	V
	VIL4	X1, X2	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.4	V
				0		0.2	V
	VIL5	XT1, XT2	V <sub>DD</sub> = 4.0 to 5.5 V	0		0.2VDD	V
				0		0.1Vdd	V
Output voltage,	Vон1	VDD = 4.0 to 5.5 V, IOH = -1 mA		Vdd - 1.0		Vdd	V
high		Іон = -100 <i>µ</i> А		V <sub>DD</sub> - 0.5		VDD	V
Output voltage,	Vol1	P30 to P33	V <sub>DD</sub> = 4.0 to 5.5 V,			2.0	V
low		P50 to P57	lo∟ = 15 mA		0.4	2.0	V
		P00 to P03, P20 to P25, P34 to P36,	$V_{DD} = 4.0$ to 5.5 V,			0.4	V
		P40 to P47, P64 to P67, P70 to P75	lo∟ = 1.6 mA				-
	Vol2	$I_{OL} = 400 \ \mu A$				0.5	V

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

## DC Characteristics (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol		Test Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішні	Vin = Vdd	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P60 to P67, P70 to P75, RESET			3	μΑ
	ILIH2		X1, X2, XT1, XT2			20	μΑ
	Іцнз	VIN = 5.5 V	P30 to P33 <sup>Note</sup>			3	μΑ
Input leakage current, low	ILIL1	Vin = 0 V	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, RESET			-3	μΑ
	ILIL2		X1, X2, XT1, XT2			-20	μΑ
	ILIL3		P30 to P33 <sup>Note</sup>			-3	μΑ
Output leakage current, high	Ігон	Vout = Vdd				3	μA
Output leakage current, low	Ilol	Vout = 0 V				-3	μΑ
Mask option pull-up resistance	R1	V <sub>IN</sub> = 0 V, P30 to P33			30	90	kΩ
Software pull- up resistance	R2	,				90	kΩ

Note When pull-up resistors are not connected to P30 to P33 (specified by the mask option).

**Remark** Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbol		Test Condit	ions	MIN.	TYP.	MAX.	Unit
Power supply current <sup>Note 1</sup>	IDD1	8.38-MHz crystal oscillation	V <sub>DD</sub> = 5.0V±10% <sup>Note 2</sup>	When A/D converter is stopped		5.5	11	mA
		operating mode		When A/D converter is operating		6.5	13	mA
		5.00-MHz crystal oscillation	V <sub>DD</sub> = 3.0V±10% <sup>Note 2</sup>	When A/D converter is stopped		2	4	mA
	operating mode		When A/D converter is operating		3	6	mA	
			V <sub>DD</sub> = 2.0V±10% <sup>Note 3</sup>	When A/D converter is stopped		0.4	1.5	mA
				When A/D converter is operating		1.4	4.2	mA
Idd2	8.38-MHz crystal oscillation	V <sub>DD</sub> = 5.0V±10% <sup>Note 2</sup>	When peripheral functions are stopped		1.1	2.2	mA	
	HALT mode		When peripheral functions are operating			4.7	mA	
	5.00-MHz crystal oscillation		When peripheral functions are stopped		0.35	0.7	mA	
		HALT mode		When peripheral functions are operating			1.7	mA
			V <sub>DD</sub> = 2.0V±10% <sup>Note 3</sup>	When peripheral functions are stopped		0.15	0.4	mA
				When peripheral functions are operating			1.7	mA
	IDD3	32.768-kHz cry	stal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%$		40	80	μA
		operating mode	Note 4	VDD = 3.0 V ±10%		20	40	μA
				$V_{DD} = 2.0 \text{ V} \pm 10\%$		10	20	μA
	DD4	32.768-kHz cry	stal oscillation	$V_{DD} = 5.0 \text{ V} \pm 10\%$		30	60	μA
		HALT mode <sup>Note</sup>	4	$V_{DD} = 3.0 \text{ V} \pm 10\%$		6	18	μA
				$V_{DD} = 2.0 \text{ V} \pm 10\%$		2	10	μΑ
	IDD5	XT1 = 0V STOR	<sup>o</sup> mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$		0.1	30	μΑ
		When feedback re	sistor is not used	$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.05	10	μΑ
				$V_{DD} = 2.0 \text{ V} \pm 10\%$		0.05	10	μA

#### DC Characteristics (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 1.8 to 5.5 V)

**Notes 1.** Total current through the internal power supply (VDD0, VDD1), including the peripheral operation current (except the current through pull-up resistors of ports and the AVREF pin).

- 2. When the processor clock control register (PCC) is set to 00H.
- 3. When PCC is set to 02H.
- 4. When main system clock operation is stopped.


#### **AC Characteristics**

# (1) Basic Operation (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol		Test Conditio	ns	MIN.	TYP.	MAX.	Unit
Cycle time	Тсү	Operating with	$4.0~V \leq V_{\text{DD}}$	≤ 5.5 V	0.24		16	μs
(Min. instruction		main system clock	$2.7 \text{ V} \leq \text{V}_{\text{DD}}$	< 4.0 V	0.4		16	μs
execution time)				1.6		16	μs	
		Operating with subsystem clock			103.9 <sup>Note 1</sup>	122	125	μs
TI00, TI01 input	ttiho, ttilo	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			2/fsam+0.1Note2			μs
high-/low-level width		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$			2/fsam+0.2 <sup>Note2</sup>			μs
					2/fsam+0.5 <sup>Note2</sup>			μs
TI50, TI51 input	input fTI5 VDD = 2.7 to 5.5 V				0		4	MHz
frequency					0		275	kHz
TI50, TI51 input high-/low-level	ttiH5, ttiL5	V <sub>DD</sub> = 2.7 to 5.5 V			100			ns
width					1.8			ns
Interrupt request	tinth, tintl	INTP0 to INTP3,		V <sub>DD</sub> = 2.7 to 5.5 V	1			μs
input high-/low -level width					2			μs
RESET	trsl	V <sub>DD</sub> = 2.7 to 5.5 V			10			μs
low-level width					20			μs

**Notes 1.** Value when the external clock is used. When a crystal resonator is used, it is  $114 \,\mu s$  (MIN.).

Selection of fsam = fx, fx/4, fx/64 is possible using bits 0 and 1 (PRM00, PRM01) of prescaler mode register 0 (PRM0). However, if the TI00 valid edge is selected as the count clock, the value becomes fsam = fx/8.



TCY vs. VDD (main system clock operation)

# (2) Read/Write Operation (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 4.0 to 5.5 V)

(1/3)

					(1/3
Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	<b>t</b> asth		0.3tcy		ns
Address setup time	tads		20		ns
Address hold time	<b>t</b> ADH		6		ns
Data input time from address	tadd1			(2 + 2n)tcy - 54	ns
	tadd2			(3 + 2n)tcy - 60	ns
Address output time from $\overline{\rm RD} {\downarrow}$	trdad		0	100	ns
Data input time from $\overline{\text{RD}} \downarrow$	trdd1			(2 + 2n)tcy - 87	ns
	trdd2			(3 + 2n)tcy – 93	ns
Read data hold time	<b>t</b> RDH		0		ns
RD low-level width	trdl1		(1.5 + 2n)tcy - 33		ns
	trdl2		(2.5 + 2n)tcy - 33		ns
$\overline{\text{WAIT}} \downarrow$ input time from $\overline{\text{RD}} \downarrow$	trdwt1			tcy – 43	ns
	trdwt2			tcy - 43	ns
$\overline{WAIT} {\downarrow}$ input time from $\overline{WR} {\downarrow}$	<b>t</b> wrwt			tcy – 25	ns
WAIT low-level width	tw⊤∟		(0.5 + n)tcr + 10	(2 + 2n)tcy	ns
Write data setup time	twps		60		ns
Write data hold time	twdн		6		ns
WR low-level width	twRL1		(1.5 + 2n)tcy - 15		ns
$\overline{\text{RD}} \downarrow$ delay time from ASTB $\downarrow$	<b>t</b> astrd		6		ns
$\overline{\text{WR}} {\downarrow}$ delay time from $\text{ASTB} {\downarrow}$	<b>t</b> astwr		2tcy - 15		ns
ASTB <sup>↑</sup> delay time from	trdast		0.8tcy - 10	1.2tcy	ns
$\overline{RD}$ în the external fetch					
Address hold time from	trdadh		0.8tcy - 15	1.2tcy + 30	ns
$\overline{RD}$ t external fetch					
Write data output time from $\overline{\rm RD} \uparrow$	trdwd		40		ns
Write data output time from $\overline{WR} {\downarrow}$	twrwd		10	60	ns
Address hold time from $\overline{WR} \uparrow$	twradh		0.8tcy - 15	1.2tcy + 30	ns
$\overline{RD} \uparrow$ delay time from $\overline{WAIT} \uparrow$	twtrd		0.8tcy	2.5tcy + 25	ns
$\overline{\mathrm{WR}}$ delay time from $\overline{\mathrm{WAIT}}$	twtwr		0.8tcy	2.5tcy + 25	ns

**Remarks** 1. tcy = Tcy/4

2. n indicates the number of waits.

**3**.  $C_{L} = 100 \text{ pF}$  ( $C_{L}$  indicates the load capacitance of the AD0 to AD7, A8 to A15,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{WAIT}$ , and ASTB pins.)

# (2) Read/Write Operation (TA = -40 to +85°C, $V_{DD}$ = 2.7 to 4.0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.3tcy		ns
Address setup time	tads		30		ns
Address hold time	tadh		10		ns
Data input time from address	tadd1			(2 + 2n)tcy - 108	ns
	tadd2			(3 + 2n)tcr - 120	ns
Address output time from $\overline{RD} \downarrow$	trdad		0	200	ns
Data input time from $\overline{RD} \downarrow$	trdd1			(2 + 2n)tcy - 148	ns
	trdd2			(3 + 2n)tcy - 162	ns
Read data hold time	<b>t</b> RDH		0		ns
RD low-level width	trdL1		(1.5 + 2n)tcr - 40		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	trdl2		(2.5 + 2n)tcr - 40		ns
	trdwt1			tcy - 75	ns
	trdwt2			tcy - 60	ns
$\overline{WAIT} \downarrow$ input time from $\overline{WR} \downarrow$	twrwt			tcy - 50	ns
WAIT low-level width	twr∟		(0.5 + 2n)tcr + 10	(2 + 2n)tcr	ns
Write data setup time	twps		60		ns
Write data hold time	twdн		10		ns
WR low-level width	twRL1		(1.5 + 2n)tcr - 30		ns
$\overline{\mathrm{RD}}\downarrow$ delay time from ASTB $\downarrow$	<b>t</b> astrd		10		ns
$\overline{\mathrm{WR}} \downarrow$ delay time from ASTB $\downarrow$	<b>t</b> ASTWR		2tcy - 30		ns
ASTB↑ delay time from	<b>t</b> rdast		0.8tcy - 30	1.2tcy	ns
RD↑ at external fetch					
Address hold time from	trdadh		0.8tcy - 30	1.2tcy + 60	ns
RD <sup>↑</sup> at external fetch					
Write data output time from $\overline{RD}$	trdwd		40		ns
Write data output time from $\overline{WR} \downarrow$	twrwd		20	120	ns
Address hold time from $\overline{WR}$ $\uparrow$	twradh		0.8tcy - 30	1.2tcy + 60	ns
$\overline{RD}$ delay time from $\overline{WAIT}$	twtrd		0.5tcy	2.5tcy + 50	ns
$\overline{WR}^{\uparrow}$ delay time from $\overline{WAIT}^{\uparrow}$	twtwr		0.5tcy	2.5tcy + 50	ns

**Remarks 1.** tcy = Tcy/4

2. n indicates the number of waits.

**<sup>3.</sup>**  $C_{L} = 100 \text{ pF}$  ( $C_{L}$  indicates the load capacitance of the AD0 to AD7, AD8 to AD15,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{WAIT}$ , and ASTB pins.)

# (2) Read/Write Operation (T<sub>A</sub> = -40 to +85°C, $V_{DD}$ = 1.8 to 2.7 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.3tcy		ns
Address setup time	tads		120		ns
Address hold time	tadh		20		ns
Data input time from address	tadd1			(2 + 2n)tcy - 233	ns
	tadd2			(3 + 2n)tcy - 240	ns
Address output time from $\overline{RD} \downarrow$	trdad		0	400	ns
Data input time from $\overline{RD} \downarrow$	trdd1			(2 + 2n)tcy - 325	ns
	trdd2			(3 + 2n)tcy - 332	ns
Read data hold time	<b>t</b> RDH		0		ns
RD low-level width	trdl1		(1.5 + 2n)tcr - 92		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	trdl2		(2.5 + 2n)tcr - 92		ns
	trdwt1			tcy - 350	ns
	trdwt2			tcy - 132	ns
$\overline{WAIT} \downarrow$ input time from $\overline{WR} \downarrow$	<b>t</b> wrwt			tcy - 100	ns
WAIT low-level width	tw⊤∟		(0.5 + 2n)tcr + 10	(2 + 2n)tcr	ns
Write data setup time	twos		60		ns
Write data hold time	twdн		20		ns
WR low-level width	twRL1		(1.5 + 2n)tcr - 60		ns
$\overline{RD} \downarrow$ delay time from ASTB $\downarrow$	<b>t</b> astrd		20		ns
$\overline{WR} {\downarrow}$ delay time from <code>ASTB</code> ${\downarrow}$	<b>t</b> astwr		2tcy - 60		ns
ASTB↑ delay time from	<b>t</b> rdast		0.8tcy - 60	1.2tcy	ns
$\overline{RD}$ în the external fetch					
Address hold time from	trdadh		0.8tcy - 60	1.2tcy + 120	ns
RD <sup>↑</sup> at external fetch					
Write data output time from $\overline{RD}$ $\uparrow$	trdwd		40		ns
Write data output time from $\overline{WR} \downarrow$	twrwd		40	240	ns
Address hold time from $\overline{WR}$ î	twradh		0.8tcy - 60	1.2tcy + 120	ns
$\overline{RD}^{\uparrow}$ delay time from $\overline{WAIT}^{\uparrow}$	twtrd		0.5tcr	2.5tcy + 100	ns
$\overline{WR}^{\uparrow}$ delay time from $\overline{WAIT}^{\uparrow}$	twtwr		0.5tcy	2.5tcy + 100	ns

**Remarks 1.** tcy = Tcy/4

2. n indicates the number of waits.

3.  $C_{L} = 100 pF$  ( $C_{L}$  indicates the load capacitance of the AD0 to AD7, AD8 to AD15,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{WAIT}$ , and ASTB pins.)

# (3) Serial Interface (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK30, SCK31	<b>t</b> ксү1	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	954			ns
cycle time		$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	1600			ns
			3200			ns
SCK30, SCK31 high-/	tĸнı, tĸ∟ı	V <sub>DD</sub> = 4.0 to 5.5 V	tксү1/2 — 50			ns
low-level width			tксү1/2 – 100			ns
SI30, SI31 setup time	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5V$	100			ns
(to SCK30, SCK31↑)		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{V}$	150			ns
			300			ns
SI30, SI31 hold time (from SCK30, SCK31↑)	tksi1		400			ns
SO30, SO31 output dealy time from $\overline{SCK30}$ , $\overline{SCK31}$	tkso1	C = 100 pF <sup>Note</sup>			300	ns

# (a) 3-wire serial I/O mode (SCK30, SCK31... Internal clock output)

**Note** C is the load capacitance of the  $\overline{SCK30}$ ,  $\overline{SCK31}$ , SO30, and SO31 output lines.

# (b) 3-wire serial I/O mode (SCK30, SCK31... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK30, SCK31	tксү2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
cycle time		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	1600			ns
			3200			ns
SCK30, SCK31 high-/	tĸH2, tĸL2	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	400			ns
low-level width		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	800			ns
			1600			ns
SI30, SI31 setup time (to $\overline{SCK30}$ , $\overline{SCK31}$ )	tsik2		100			ns
SI30, SI31 hold time (from SCK30, SCK31↑)	tksi2		400			ns
SO30, SO31 output dealy time from SCK30, $\overline{SCK31}\downarrow$	tĸso2	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the load capacitance of the SO30 and SO31 output lines.

# (c) UART mode (Dedicated baud-rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			131031	bps
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$			78125	bps
					39063	bps

#### (d) UART mode (External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK0 cycle time	tксүз	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
		$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	1600			ns
			3200			ns
ASCK0 high-/low-level width	tкнз,	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	400			ns
	tкLз	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	800			ns
			1600			ns
Transfer rate		$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			39063	bps
		$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$			19531	bps
					9766	bps

# (e) UART mode (Infrared ray data transfer mode)


Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate		V <sub>DD</sub> = 4.0 to 5.5 V		131031	bps
Bit rate allowable error		V <sub>DD</sub> = 4.0 to 5.5 V		±0.87	%
Output pulse width		V <sub>DD</sub> = 4.0 to 5.5 V	1.2	0.24/fbr <sup>Note</sup>	μs
Input pulse width		VDD = 4.0 to 5.5 V	4/fx		μs

Note fbr: Specified baud rate


AC Timing Test Points (Excluding X1, XT1 Inputs)



# **Clock Timing**




**TI** Timing




**Read/Write Operation** 


External fetch (no wait):




External fetch (wait insertion):



#### External data access (no wait):




External data access (wait insertion):




# Serial transfer timing

# 3-wire serial I/O mode:



# UART mode (external clock input):



Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error <sup>Note</sup>		$4.0 \text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$			±0.6	%FSR
		$1.8 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$			±1.2	%FSR
Conversion time	<b>t</b> CONV	$4.0 \text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5 \text{ V}$	14		96	μs
		$2.7 \text{ V} \leq \text{AV}_{\text{REF}} < 4.0 \text{ V}$	19		96	μs
		$1.8 \text{ V} \leq \text{AV}_{\text{REF}} < 2.7 \text{ V}$	28		96	μs
Analog input voltage	VIAN		0		AVREF	V
Reference voltage	AVREF		1.8		AVdd	V
Resistance between AVREF and AVss	Rref	When A/D converter not operating	20	40		kΩ

# A/D Converter Characteristics (TA = -40 to +85°C, VDD = AVDD = AVREF = 1.8 to 5.5 V, AVss = Vss = 0 V)


Note Overall error excluding quantization error ( $\pm 1/2$  LSB). It is indicated as a ratio to the full-scale value.

#### Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	Vdddr		1.6		5.5	V
Data retention power supply current	Idddr	V <sub>DDDR</sub> = 1.6 V Subsystem clock stop (XT1 = V <sub>DD</sub> ) and feed-back resistor disconnected		0.1	30	μΑ
Release signal set time	<b>t</b> SREL		0			μs
Oscillation stabilization	twait	Release by RESET		2 <sup>17</sup> /fx		ms
time		Release by interrupt request		Note		ms

**Note** Selection of 2<sup>12</sup>/fx and 2<sup>14</sup>/fx to 2<sup>17</sup>/fx is possible using bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

#### Data retention timing (STOP mode release by RESET)




# Data retention timing (Standby release signal: STOP mode release by interrupt request signal)



**13. PACKAGE DRAWINGS** 

# 64 PIN PLASTIC SHRINK DIP (750 mil)




#### NOTES


- 1. Controlling dimension— millimeter.
- 2. Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 3. Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
А	$58.0^{+0.68}_{-0.20}$	2.283 <sup>+0.028</sup> -0.008
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	$4.05^{+0.26}_{-0.20}$	$0.159^{+0.011}_{-0.008}$
J	5.08 MAX.	0.200 MAX.
К	19.05 (T.P.)	0.750 (T.P.)
L	17.0±0.2	$0.669^{+0.009}_{-0.008}$
М	$0.25^{+0.10}_{-0.05}$	0.010+0.004 -0.003
Ν	0.17	0.007
R	0 to 15°	0 to 15°
	F	P64C-70-750A,C-3

**Remark** The external dimensions and materials of the ES version are the same as those of the mass-produced version.

# 64 PIN PLASTIC QFP (□14)








#### NOTE


- 1. Controlling dimension millimeter.
- 2. Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Н	$0.37^{+0.08}_{-0.07}$	$0.015^{+0.003}_{-0.004}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
К	1.8±0.2	0.071±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.17\substack{+0.08 \\ -0.07}$	$0.007\substack{+0.003\\-0.004}$
N	0.10	0.004
Р	2.55±0.1	0.100±0.004
Q	0.1±0.1	$0.004 \pm 0.004$
R	5°±5°	5°±5°
S	2.85 MAX.	0.113 MAX.
		P64GC-80-AB8-4

**Remark** The external dimensions and materials of the ES version are the same as those of the mass-produced version.


64 PIN PLASTIC LQFP (12x12)





Q

R



#### NOTES

- 1. Controlling dimension millimeter.
- 2. Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	14.8±0.4	0.583±0.016
В	12.0±0.2	$0.472\substack{+0.009\\-0.008}$
С	12.0±0.2	$0.472\substack{+0.009\\-0.008}$
D	14.8±0.4	0.583±0.016
F	1.125	0.044
G	1.125	0.044
н	0.32±0.08	$0.013\substack{+0.003\\-0.004}$
1	0.13	0.005
J	0.65 (T.P.)	0.026
К	1.4±0.2	0.055±0.008
L	0.6±0.2	$0.024\substack{+0.008\\-0.009}$
М	$0.17\substack{+0.08 \\ -0.07}$	$0.007\substack{+0.003\\-0.004}$
Ν	0.10	0.004
Р	1.4±0.1	$0.055\substack{+0.004\\-0.005}$
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.
		P64GK-65-8A8-2

**Remark** The external dimensions and materials of the ES version are the same as those of the mass-produced version.

# 14. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 14-1. Surface Mounting Type Soldering Conditions

 (1) μPD780021AGC-xxx-AB8: 64-pin plastic QFP (14 × 14 mm) μPD780022AGC-xxx-AB8: 64-pin plastic QFP (14 × 14 mm) μPD780023AGC-xxx-AB8: 64-pin plastic QFP (14 × 14 mm) μPD780024AGC-xxx-AB8: 64-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds Max.	IR35-00-3
	(at 210°C or higher), Count: three times or less	
VPS	Package peak temperature: 215°C, Time: 40 seconds Max.	VP15-00-3
	(at 200°C or higher), Count: three times or less	
Wave soldering	Solder bath temperature: 260°C Max., Time: 10 seconds Max.,	WS60-00-1
	Count: once, Preheating temperature: 120°C Max. (package surface	
	temperature)	
Partial heating	Pin temperature: 300°C Max., Time: 3 seconds Max. (per pin row)	—

Caution Do not use different soldering methods together (except for partial heating).

 (2) μPD780021AGK-×××-8A8: 64-pin plastic LQFP (12 × 12 mm) μPD780022AGK-×××-8A8: 64-pin plastic LQFP (12 × 12 mm) μPD780023AGK-×××-8A8: 64-pin plastic LQFP (12 × 12 mm) μPD780024AGK-×××-8A8: 64-pin plastic LQFP (12 × 12 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds Max.	IR35-107-2
	(at 210°C or higher),	
	Count: Two times or less, Exposure limit: 7 daysNote (after that,	
	prebake at 125°C for 10 hours)	
VPS	Package peak temperature: 215°C, Time: 40 seconds Max.	VP15-107-2
	(at 200°C or higher),	
	Count: Twice or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake	
	at 125°C for 10 hours)	
Wave soldering	Solder bath temperature: 260°C Max., Time: 10 seconds Max.,	WS60-107-1
	Count: once, Preheating temperature: 120°C Max. (package surface temperature), Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	
Partial heating	Pin temperature: 300°C Max., Time: 3 seconds Max. (per pin row)	

**Note** After opening the dry pack, store it at 25°C or less and 65%RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 14-2. Insertion Type Soldering Conditions

μPD780021ACW-xxx: 63-pin plastic shrink DIP (750mils) μPD780022ACW-xxx: 63-pin plastic shrink DIP (750mils) μPD780023ACW-xxx: 63-pin plastic shrink DIP (750mils) μPD780024ACW-xxx: 63-pin plastic shrink DIP (750mils)

Soldering Method	Soldering Condition
Wave soldering (only for pins)	Solder bath temperature: 260°C Max., Time: 10 seconds Max.
Partial heating	Pin temperature: 300°C Max., Time: 3 seconds Max. (per pin row)

Caution Apply wave soldering only to the pins and be careful not to bring solder into direct contact with the package.

# APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the  $\mu$ PD780024A Subseries. Also refer to (5) Cautions on Using Development Tools.

#### (1) Language Processing Software

RA78K0	Assembler package common to 78K/0 Series
СС78К0	C compiler package common to 78K/0 Series
DF780024	Device file for $\mu$ PD780024A Subseries
CC78K0-L	C compiler library source file common to 78K/0 Series

#### (2) Flash Memory Writing Tools

Flashpro II (FL-PR2) Flashpro III (FL-PR3, PG-FP3)	Flash programmer dedicated to microcontrollers with on-chip flash memory
FA-64CW	Adapter for flash memory writing
FA-64GC	
FA-64GK <sup>Note</sup>	

Note Under development

# (3) Debugging Tools

#### • When using in-circuit emulator IE-78K0-NS

IE-78K0-NS	In-circuit emulator common to 78K/0 Series
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-78K0-NS-PA <sup>Note</sup>	Performance board to enhance and expand the functions of IE-78K0-NS
IE-70000-98-IF-C	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs) (C bus supported)
IE-70000-CD-IF-A	PC card and interface cable when using notebook PC as host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT <sup>TM</sup> or compatible as host machine (ISA bus supported)
IE-70000-PCI-IF	Adapter required when using PC in which PCI bus is embedded as host machine
IE-780034-NS-EM1	Emulation board to emulate $\mu$ PD780024A Subseries
NP-64CW	Emulation probe for 64-pin plastic shrink DIP (CW type)
NP-64GC	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
NP-64GK <sup>Note</sup>	Emulation probe for 64-pin plastic LQFP (GK-8A8 type)
TGK-064SBW	Conversion adapter to connect NP-64GK and target system board on which a 64-pin plastic LQFP (GK-8A8 type) can be mounted.
EV-9200GC-64	Socket to be mounted on target system board made for 64-pin plastic QFP (GC-AB8 type)
ID78K0-NS	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to 78K/0 Series
DF780024	Device file for $\mu$ PD780024A Subseries

**Note** Under development

# • When using in-circuit emulator IE-78001-R-A

IE-78001-R-A	In-circuit emulator common to 78K/0 Series
IE-70000-98-IF-C	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs) (C bus supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT or compatible as host machine (ISA bus supported)
IE-70000-PCI-IF	Adapter required when using PC in which PCI bus is embedded as host machine
IE-78000-R-SV3	Interface adapter and cable when using EWS as host machine
IE-780034-NS-EM1	Emulation board to emulate $\mu$ PD780024A Subseries
IE-78K0-R-EX1	Emulation probe conversion board necessary when using IE-780034-NS-EM1 on IE-78001-R-A
EP-78240CW-R	Emulation probe for 64-pin plastic shrink DIP (CW type)
EP-78240GC-R	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
EP-78012GK-R	Emulation probe for 64-pin plastic LQFP (GK-8A8 type)
TGK-064SBW	Conversion adapter to connect EP-78012GK-R and target system board on which a 64-pin plastic LQFP (GK-8A8 type) can be mounted.
EV-9200GC-64	Socket to be mounted on target system board made for 64-pin plastic QFP (GC-AB8 type)
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	System simulator common to 78K/0 Series
DF780024	Device file for $\mu$ PD780024A Subseries

## (4) Real-time OS

RX78K/0	Real-time OS for 78K/0 Series
MX78K0	OS for 78K/0 Series

## (5) Cautions on Using Development Tools

- The ID-78K0-NS, ID78K0, and SM78K0 are used in combinaiton with the DF780024.
- The CC78K/0 and RX78K/0 are used in combination with the RA78K/0 and the DF780024.
- FL-PR2, FL-PR3, FA-64CW, FA-64GC, FA-64GK, NP-64CW, NP-64GC, and NP-64GK are products made by Naitou Densei Machida Mfg. Co., Ltd. (+81-44-822-3813).
- Contact an NEC distributor regarding the purchase of these products.
- The TGK-064SBW is a product made by TOKYO ELETECH CORPORATION. Refer to: Daimaru Kogyo, Ltd.

Tokyo Electronic Division (+81-3-3820-7112)

Osaka Electronic Division (+81-6-6244-6672)

- For third-party development tools, see the 78K/0 Series Selection Guide (U11126E).
- The host machines and OSs supporting each software are as follows.

Host Machine	PC	EWS
[OS]	PC-9800 series [Windows™]	HP9000 series 700™ [HP-UX™]
	IBM PC/AT and compatibles	SPARCstation™ [SunOS™, Solaris™]
Software	[Japanese/English Windows]	NEWS™ (RISC) [NEWS-OS™]
RA78K0	Note	$\checkmark$
CC78K0	$\sqrt{ m Note}$	$\checkmark$
ID78K0-NS		_
ID78K0		
SM78K0		_
RX78K/0	$\sqrt{ m Note}$	
MX78K0	$\sqrt{ m Note}$	$\checkmark$

Note DOS-based software

# APPENDIX B. RELATED DOCUMENTS

#### **Documents Related to Devices**

Document Name	Document No. (English)	Document No. (Japanese)
μPD780024A, 780034A, 780024AY, 780034AY Subseries User's Manual	Under preparation	Under preparation
μPD780021A, 780022A, 780023A, 780024A Data Sheet	This document	U14042J
μPD78F0034A Data Sheet	U14040E	U14040J
78K/0 Series User's Manual Instructions	U12326E	U12326J
78K/0 Series Instruction Table	_	U10903J
78K/0 Series Instruction Set	_	U10904J

#### Documents Related to Development Tools (User's Manuals)

Document Name		Document No. (English)	Document No. (Japanese)
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K0 C Compiler Application Note	Programming Know-how	U13034E	U13034J
IE-78K0-NS		To be prepared	To be prepared
IE-78001-R-A		To be prepared	To be prepared
IE-780034-NS-EM1		To be prepared	To be prepared
EP-78240		U10332E	EEU-986
EP-78012GK-R		EEU-1538	EEU-5012
SM78K0 System Simulator Windows based	Reference	U10181E	U10181J
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092E	U10092J
ID78K0-NS Integrated Debugger Windows based	Reference	U12900E	U12900J
ID78K0 Integrated Debugger EWS based	Reference		U11151J
ID78K0 Integrated Debugger PC based	Reference	U11539E	U11539J
ID78K0 Integrated Debugger Windows based	Guide	U11649E	U11649J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

#### Documents Related to Embedded Software (User's Manuals)

Document Name		Document No. (English)	Document No. (Japanese)
78K/0 Series Real-time OS	Basics	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Basics	U12257E	U12257J

#### **Other Related Documents**

Document Name	Document No. (English)	Document No. (Japanese)
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J
Guide to Microcomputer-Related Products by Third Party		U11416J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

#### NOTES FOR CMOS DEVICES

# **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130

Fax: 408-588-6130 800-729-9288

# NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

**NEC Electronics (UK) Ltd.** Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l. Milano, Italy Tel: 02-66 75 41

Fax: 02-66 75 42 99

#### NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

#### **NEC Electronics (Germany) GmbH**

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 **NEC Electronics Hong Kong Ltd.** Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

# NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

#### NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1

FIP and IEBus are trademarks of NEC Corporation. Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/ or other countries.

PC/AT is a trademark of International Business Machines Corporation. HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc. Solaris and SunOS are trademarks of Sun Microsystems, Inc. NEWS and NEWS-OS are trademarks of Sony Corporation.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
   "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
  - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.